Electron ic En g in eerin g , Im perial C olleg e L on d on , U K B r a n don B lodg et, J a m es A n der s on Pa tr ick L y s a g h t X ilin x , In c., 2 1 0 0 L og ic Driv e, S an J os e, C A 9 5 1 2 4 , U S A T ob ia s B eck er U n iv ers ität K arls ru h e (T H ), K ais ers traß e 1 2 -7 6 1 3 1 K arls ru h e, G erm an y ABSTRACT Modular systems implemented on Field-Programmable G ate A rrays c an benefi t from being able to load and unload modules at run-time, a c onc ept th at is of muc h interest in th e researc h c ommunity. W h ile dynamic partial rec onfi guration is possible in V irtex series and S partan series FPG A s, th e c onfi guration arc h itec ture of th ese dev ic es is not amenable to modular rec onfi guration, a limitation w h ic h h as relegated researc h to th eoretic al or c ompromised resourc e alloc ation models. In th is paper tw o meth ods for implementing modular dynamic rec onfi guration in V irtex FPG A s are c ompared and c ontrasted. T h e fi rst meth od offers simplic ity and fast rec onfi guration times, but limits th e geometry and c onnectiv ity of th e system. T h e sec ond meth od, rec ently dev eloped by th e auth ors, enables modules to be alloc ated arbitrary areas of th e FPG A , bridging th e gap betw een th eory and reality and unloc k ing th e latent potential of partial rec onfi guration. T h e later meth od h as been demonstrated in th ree applic ations.
. I N TRO D U CTI O N
T h e transistor density of Field Programmable G ate A rrays h as reac h ed a lev el w h ere an entire system may be implemented w ith in a single dev ic e. A c omplex system is generally c omposed from many func tionally disc rete modules, w h ic h are c onnec ted to form a c oh erent w h ole. In some c ases w h ere th e req uirements on th e system are time-v ariant, not all modules need to operate c onc urrently. A n unused module resident in th e FPG A w ill w aste pow er, area and c ost, and th erefore it w ould be adv antageous if modules are able to be loaded only w h en an applic ation is inv ok ed and remov ed again onc e th e applic ation h as terminated.
T h ere h as been a large amount of researc h in th e area of dynamic modular systems in FPG A s [1 , 2 , 3 , 4 , 5 ] . T h ese are predic ated on th e property of dynamic partial rec onfi guration, h ow ev er module-based rec onfi guration h as not been intrinsic ally supported in FPG A s sinc e th e demise of th e * The authors wish to thank Jean Belzile, Normand Leclerc, Pierre-A ndré M eunier and D av id R ob erg e from IS R Technolog ies for their inv aluab le contrib utions, and also Peter C heung for his critiq ue of this p ap er.
X ilinx 6 2 0 0 series. W h ile th e V irtex and S partan series of FPG A s are partially rec onfi gurable, th e essentially linear organisation of th e c onfi guration memory is not amenable to th e implementation of module-based systems w ith tw odimensional fl oorplans. A s a result researc h h as tended to be eith er th eoretic al, or sev erely c irc umsc ribed, typic ally by reduc ing th e resourc e model to one dimension.
In th is paper tw o meth ods for implementing dynamic partial rec onfi guration on V irtex FPG A s are c ompared. In th e fi rst meth od, modules must oc c upy th e full h eigh t of th e dev ic e and th e topology and c onnec tiv ity are limited to 1 -D . T h is direct partial reconfiguration is fast and simple, and h as been prev iously doc umented [6 ] . T h e sec ond meth od, rec ently dev eloped by th e auth ors, demonstrates h ow 2 -D modular systems c an be made trac table th rough th e use of an innov ativ e bitstream merging proc ess and reserv ed routing. T h is enables modules to be assigned arbitrary rec tangular regions of th e FPG A and reloc ated at run-time, bridging th e gap betw een th eory and reality. Moreov er, it is possible to ac h iev e muc h greater fl ex ibility in th e c onnec tiv ity of th e system. T h e c osts of th ese adv anc ements are inc reased c omplex ity and rec onfi guration time.
T h e nov el sec ond meth od, termed m erge partial reconfiguration, h as similarities to th e PA R B IT tool and design meth odology dev eloped by H orta et al. for th e FPX platform [7 ] . PA R B IT operates on bitstreams, inserting modules into a target area of a dev ic e, and ev en re-targeting th e bitstream for a different siz ed dev ic e [8 ] . T h e w ork presented in th is paper differs most signifi c antly in th e follow ing w ays: (a) static routing is possible in rec onfi gurable regions, (b) bitstreams are integrated at run-time, (c ) th e target bitstream is read from c onfi guration memory before th e integration operation, w h ic h enables (d) more soph istic ated integration operations to be used.
. V I RTE X CO N F I G U RATI O N ARCH I TE CTU RE
T h e c onfi guration arc h itec ture of th e V irtex family of FP-G A s is desc ribed in a X ilinx A pplic ation N ote [9 ] , and is essentially th e same for V irtex II / Pro dev ic es. T h e c onfi guration is stored in S R A M memory w h ic h c an be read from o nfi g u ratio n d ata w ritte n to th e s e are as w h e n th e m o d u le is re p lac e d o v e rw rite s th e e x is tin g c o n fi g u ratio n w ith e x ac tly th e s am e v alu e s . S im ilarly , s tatic , s y s te m -le v e l ro u tin g m ay p as s th ro u g h a re c o n fi g u rab le re g io n if its c o n fi g u ratio n d ata are p e rs is te n t w h e n th e m o d u le is re c o n fi g u re d . [6 ] .
T h e re are a n u m b e r o f lim itatio n s w ith th is ap p ro ac h . 
. M E R G E P A R T I A L R E C O N FI G U R A T I O N
T h e m e rg e p artial re c o n fi g u ratio n m e th o d w as c re ate d in o rd e r to c irc u m v e n t th e lim itatio n s o f d ire c t re c o n fi g u ratio n , an d e x p lo its th e g litc h le s s re c o n fi g u ratio n p ro p e rty o f V irte x F P G A s . A s n o te d in S e c tio n 2 , a s tatic ally ro u te d s ig n al c an p as s th ro u g h a re c o n fi g u rate d re g io n u n p e rtu rb e d p ro v id e d th e c o n fi g u ratio n b its as s o c iate d w ith th e ro u te p e rs is t in th e n e w c o n fi g u ratio n . m ore loca l routing resources; we chose to a lloca te 2 0 % of the hex lines a nd 1 0 0 % of the long lines within m odule regions to sta tica lly routed signa ls (see F ig. 2 ). T he p roduction router in the IS E par tool ha s the a b ility to follow very sp ecifi c constra ints, b ut unfortuna tely there is no wa y to p rovide par with these constra ints in the current tool fl ow. T herefore, a custom tool wa s used to genera te the constra ints a nd p erform rerouting in a p ost-par step .
T he second m a jor innova tion in m erge reconfi gura tion is in the wa y the p a rtia l b itstrea m is loa ded. R a ther tha n writing the b itstrea m directly to the confi gura tion m em ory , the current confi gura tion is rea d b a ck from the device a nd m odifi ed with inform a tion from the p a rtia l b itstrea m b efore b eing written b a ck . T his is p erform ed on a fra m e-b y -fra m e b a sis, which m inim ises the a m ount of m em ory req uired to store the b itstrea m s. A s a result, it is p ossib le to ha ve two or m ore m odule regions vertica lly a ligned within the device, b y m a sk ing off p a rts of the confi gura tion outside the region of interest during the m odify step .
W ithin the m odule region, sta tic routing is p reserved b y using a n ex clusive OR (X OR ) op era tor to m erge the p a rtia l b itstrea m with the current confi gura tion. If inform a tion is p resent in b oth the origina l confi gura tion a nd the p a rtia l b itstrea m it will b e rem oved b y the X OR op era tion; in order to p revent this it is necessa ry to rem ove a ll redunda nt sta tic inform a tion from the p a rtia l b itstrea m , which ca n b e done in a stra ightforwa rd p ost-p rocessing step a t design tim e. T he X OR m erge techniq ue ha s a num b er of a dva nta ges:
-W hile it is still necessa ry to rem ove the m odule b efore loa ding a new one, the sa m e op era tion a nd b itstrea m ca n b e used for loa ding a nd unloa ding, since rep ea ting the X OR op era tion returns the va lue to the origina l sta te (a ⊕ b ⊕ b = a). T his reduces the a m ount of stora ge req uired, a s a defa ult em p ty b itstrea m is no longer needed.
-S ince the m odule includes no inform a tion on sta tic routing, it is p osition-indep endent. T his is signifi ca nt, since it m ea ns m odules ca n b e reloca ta b le. T his feature ha s b een dem onstra ted (see S ection 5 .2 ).
-A m odule ca n b e loa ded in severa l sta ges, b y sep ara ting inform a tion into severa l b itstrea m s which a re then effectively overla y ed on one a nother. A n ex a mp le where this a b ility is useful given in S ection 5 .3 .
A s F ig. 3 shows, the sta tic a nd m odule b itstrea m s a re crea ted in sep a ra te p a ra llel design fl ows, a nd a sim p le p ostp rocessing step is p erform ed on the m odule b itstrea m s to rem ove redunda ncy .
. E X P E R I M E N T S A N D A P P L I C A T I O N S
T he novel m erge p a rtia l reconfi gura tion m ethod ha s b een a p p lied in three a p p lica tions; these a re describ ed in this section. A ll three scena rios em p loy the self-reconfi guring p la tform rep orted b y Blodget et al. [1 1 ] . It should b e noted tha t while this wa s a convenient fra m ework for developm ent, p a rticula rly a s b itstrea m m a nip ula tion functions ca n b e ea sily a dded b y ex tension of the ex isting driver, selfreconfi gura tion is not a necessity a nd the functiona lity could b e p rovided b y a n ex terna l em b edded p rocessor or even b y a P C.
.1 . S o ftw a r e D e fi n e d R a d io
In a colla b ora tion b etween X ilinx , Inc. a nd IS R T echnologies, a dem onstra tor of a S oftwa re D efi ned R a dio (S D R ) ha s b een develop ed. W hile p a rt of the ra dio is softwa re-b a sed, the m odula tion a nd dem odula tion is p erform ed b y ha rdwa re m odules (P LB p erip hera ls) which a re loa ded using p a rtia l reconfi gura tion. Intended a s a p roof-of-concep t, the dem onstra tor wa s develop ed with a p redecessor of the m erge reconfi gura tion m ethod which a llows for a single m odule design only p er reconfi gura tion region. In a ddition, sta tic confi gura tion inform a tion is incorp ora ted into the m odule b itstrea m s a t design-tim e, ra ther tha n a t run-tim e. N evertheless, the S D R dem onstra tes the a dva nta ges ob ta ined b y exp loiting the p rop erty of glitchless reconfi gura tion: the m odules a re less tha n the full height of the device (see F ig. 4 ) a nd there a re hundreds of sta tica lly routed signa ls tha t p a ss through the reconfi gura b le regions. N ote a lso tha t new, sliceb a sed m a cros were develop ed to ena b le grea ter signa l densities a t m odule interfa ce p oints. 
.2 . M ic r o p r o c e s s o r P e r ip h e r a l
The second ex periment was a test framework created to assist the dev elopment of the merge partial reconfiguration method, and was used in particular to demonstrate the retargeting of a module b itstream. The test setup used the X ilinx M L 3 0 0 dev elopment b oard, b ased on a X C 2 V P 7 part. The F P G A has 3 4 C L B columns, with one P owerP C processor emb edded towards the right hand side of the dev ice in columns 2 0 to 2 7 . D ue to the lay out of the b oard the external D D R -R A M memory is connected to I/O b lock s on the left hand side of the F P G A . S pace was allocated in columns 3 to 1 0 for two reconfigurab le modules, placed one ab ov e the other. The signals from the processor sub sy stem to the D D R -R A M are necessarily routed through the area for the reconfigurab le modules, and must persist during reconfiguration since the program code and module partial b itstreams are stored in the ex ternal memory . Two v ery simple b us peripheral modules (a single register, and a one's complimenting register) were designed, which attached directly to the on-chip P rocessor L ocal B us. The slice b ased b us macros from the S D R demonstrator were reused for this design.
F ollowing the procedure for merge partial reconfiguration, b itstreams for the static microprocessor sub sy stem and the two modules were created in three separate implementation phases. The two module designs b oth targeted the lower of the two reconfiguration regions. The modules were successfully loaded into and unloaded from the lower target location. In addition, b y using a simple shift in the X O R merge operation, the modules were re-targeted to the upper location at run-time. A n illustration of this is shown in F ig. 5 .
.3. S o n ic -o n -a -C h ip
In the prev ious two ex amples modules are connected directly to the P L B b us; this is not the only , nor necessarily the most effectiv e, connectiv ity model. The final study inv olv ed the application of merge reconfiguration to a S onicon-a-C hip prototy pe [1 2 ] , also using the M L 3 0 0 dev elopment b oard. S onic-on-a-C hip, an architecture for v ideo image processing sy stems, uses a custom b us structure and protocol, designed to b e a lightweight solution specifically for dataflow applications. B us routing in this case is lock ed to specific routes using hard macros.
The module interfaces to the b us through tristate driv ers, which created an interesting prob lem. In order for the b us to c ontinue uninterrupted during rec onfi guration, th e tristate driv ers need to b e disab led. H ow ev er, th ese driv ers b elong to th e m odule, and th e disab ling signal w ould need to b e routed from w ith in th e m odule -routing w h ic h w ould b e in fl ux during th e rec onfi guration proc ess.
T h e c h osen solution to th is inv olv ed a tw o-ph ase m odule rec onfi guration proc ess. T h e static and m odule designs w ere im plem ented as per F ig. 3 . F or eac h m odule im plem entation, a sec ond design w as c reated b y c opy ing th e original im plem entation and disc onnec ting th e tristate b uffers from th e b us lines. T w o partial b itstream w ere generated, th e fi rst c ontaining th e c onfi guration for th e disc onnec ted m odule, and th e sec ond c om prising th e differenc e b etw een th e tw o designs (generated using th e bitgen -r option). B y rem ov ing all redundanc y from th e sec ond b itstream , it c arries 
. C o n fi gu r a tio n O v e r h e a d
T h e use of a read-m odify -w rite operation to c onfi gure partial b itstream c om es at a c ost of inc reased c onfi guration tim e. U sing em piric al m easurem ents, it w as asc ertained th at th e c onfi guration tim e for a direc t partial rec onfi guration operation c an b e approx im ated b y :
W h ere f is th e eq uiv alent num b er of fram es in th e b itstream , t is th e rate at w h ic h a fram e is transferred from m em ory to th e O P B periph eral, and w 1 is th e rate at w h ic h a fram e is w ritten into th e IC A P . U sing th e read-m odify -w rite operation req uires th e partial b itstream to b e proc essed in softw are to identify w h ic h fram es need to b e read from th e dev ic e; th e fram es m ust b e read; parts of th e fram e m odifi ed; and th e fram es w ritten back. The configuration time is approximately:
W here p is the rate at w hich the bitstream is processed , r is the rate at w hich frames are read from the d ev ice, m is the mod ification rate per row of C L B s, c is the number of C L B row s the mod ule occupies, and w 2 is the rate at w hich frames are w ritten back to the IC A P . It should be noted that w hen read ing configuration information, the d ata are prepend ed by a 'pad ' frame. S imilarly, w hen w riting a configuration, an extra pad frame is req uired after the final frame of real d ata. This means operating on a single frame at a time is much slow er than operating on sev eral contiguous frames in one go, and is one reason w 2 w 1 . U sing the S onic-on-a-C hip platform (system C P U /bus clock speed 1 0 0 M H z , 1 H ow ev er, in both situations a large percentage of the configuration time is d ue to inefficiencies in the d riv er softw are, particularly w here d ata transfer is inv olv ed . Ignoring these inefficiencies one can d eriv e a low er bound to the inherent ov erhead . B y measurement and inspection w e estimated the intrinsic v alues of r = 54.9, w 2 = 46 .1, and t = 6 0 .9. Therefore, the relativ e increase in configuration time of the merge method is at least:
CONCLUSION
This paper presented tw o partial reconfiguration method s for mod ular systems in V irtex F P G A s. The first method uses partial bitstreams d irectly to reconfigure the F P G A . H ow ev er d ue to the organisation of the configuration memory in V irtex d ev ices, mod ules exclusiv ely occupy complete v ertical sections of the d ev ice, w hich sev erely restricts resource allocation and connectiv ity. These restrictions are av oid ed w ith the second , nov el, merge partial reconfiguration method . In this method , information in the partial bitstream is merged w ith the current configuration as read back from the d ev ice. B y using an exclusiv e-O R function to combine the tw o bitstreams, existing configuration information is preserv ed , and the mod ule can be remov ed by repeating the X O R operation. M od ules can be allocated any rectangular region in the d ev ice, and static routes can pass through reconfiguration regions. To av oid confl icts, some of the routing resources are reserv ed for the static routes. The merge partial reconfiguration has been employed in three applications, w hich hav e successfully d emonstrated run-time re-targeting of mod ule bitstreams and multi-phase reconfiguration. F rom one of these applications, speed measurements hav e rev ealed an increase in configuration times of betw een 2 .4 x to 4 .0 x, w ith a baseline ov erhead of at least 1 .5 8 x.
